

E-Band X6 MMIC Multiplier

X6/56.4-94.8GHz/16.5dBm Output Power

Model: TLRDX-2503

TLRDX-2503 is a E-band broadband sextupler chip which operates from 56.4GHz to 94.8GHz. When the input power is -4dBm to +0dBm, the typical value of the in-band output power is 16.5dBm, and the typical value of the adjacent sub-harmonic suppression is 25dBc.

Features:


- Output Frequency Range: 56.4-94.8GHz
- Input Power: -4~0dBm
- Output Power: 16.5dBm Typ
- Harmonics: -25dBc
- Chip area: 3.5mmx1.3mm

Electrical Characteristics:


Parameter	Min	Typ	Max	Units
Output Frequency	56.4		94.8	GHz
Output Power@Pin=4dBm	16	16.5	17.2	dBm
Power Flatness@Pin=4dBm		1.2		dB
Input Frequency	9.4		15.8	GHz
Input Power	-4	-2	0	dBm
Multiply Factor		6		
Harmonics Suppression	25			dBc
Input Return Loss			-10	dB
Output Return Loss			-10	dB
Static DC Power Consumption		830		mW
Dynamic DC Power Consumption		900		mW

Outline and Port size:

Unit: μm ($\pm 50 \mu\text{m}$; Thickness: TBD)



Suggested Assembly Drawing:



Notes:


The capacitance value of peripheral capacitance C1 is 100 PF. C2 is 0.1 uF.
C1 it is recommended to use a single-layer capacitor and try to be close to the bonding point of the chip.

Definition of Bonding Point:


PAD	Symbol	Function	Dimension(μm^2)
RFin Bonding Point			
1	GND	Ground	100x50
2	RFin	50 Ohm, open circuit for DC	50x50
3	GND	Ground	100x50
RFout Bonding Point			
4	GND	Ground	100x50
5	RFout	50 Ohm, open circuit for DC	50x50
6	GND	Ground	100x50
DC Bias Bonding Point			
7	VG1	-0.2V	50x50
8	VG2	0.6V	50x50
9	VG3	0.6V	50x50
10	VD1	3.3V/18.5mA	50x50
11	VD2	3.3V/12.3mA	50x50
12	VG4	-0.7V	50x50
13	VG5	-0.7V	50x50
14	VG6	-0.2V	50x50
15	VD3	3.3V/76.9mA	50x50
16	VG7	-0.15V	50x50
17	VD4	3.3V/64.2mA	50x50
18	VG8	-0.15V	50x50
19	VD5	3.3V/78.7mA	50x50

Typical Performance Data:

Pout vs vs Frequency




Harmonics@Pin=-8dBm vs Frequency



Simulation Data:

Ruturn Loss vs Frequency



Note: Above data is for ref only, actual data may vary from unit to unit depending on operating environment and other factors like material lots etc.

Application Information:

- 1、 Storage: The chip must be placed in a container with electrostatic protection function and stored in nitrogen environment.
- 2、 Cleaning: The bare chip must be operated and used in a purified environment. It is forbidden to use liquid detergent to clean the chip.
- 3、 Electrostatic protection: Please strictly comply with ESD protection requirements to avoid electrostatic damage.
- 4、 Routine operation: Please use vacuum chuck or precision pointed tweezers to take the chip. Avoid touching the chip surface with tools or fingers during operation.
- 5、 Power on sequence: when power on, apply gate voltage first and then Drain voltage; When de energizing, remove the Drain voltage first and then the gate voltage.
- 6、 Mounting operation: The chip can be installed by AuSn solder eutectic sintering or conductive adhesive bonding process. The installation surface must be clean and flat, and the gap between the chip and the input / output RF connecting line substrate shall be as small as possible.
Sintering process: 80 / 20 AuSn shall be used for sintering. The sintering temperature shall not exceed 300 °C, the sintering time shall be as short as possible, not more than 20 seconds, and the friction time shall not exceed 3 seconds.
Bonding process: The dispensing amount of conductive adhesive shall be minimized during bonding, and the curing conditions shall refer to the data provided by the conductive adhesive manufacturer.
- 7、 Bonding operation:
Unless otherwise specified, two bonding wires (diameter 25um gold wire) are used for RF input and output, and the bonding wire shall be as short as possible.
The thermal ultrasonic bonding temperature is 150 °C, and the ultrasonic energy is as small as possible. The pressure of spherical bonding cleaver is 40 ~ 50gf, and the pressure of wedge bonding cleaver is 18 ~ 22gf.
- 8、 If you have any questions, please contact the supplier.